B1

wherein said processor generates a first logicalphysical address translation pairs of said first main memory
and stores at least a part of said first logical-physical
address translating pairs in said top priority region.

- --37. A computer system according to claim 35,
  wherein said processor reserves a region to store a
  second logical-physical address translation pairs of said
  second main memory in said top priority region.
  - --38. A computer system according to claim 33, wherein said non-volatile storage EEPROM.
- --39. A computer system according to claim 35,
  wherein said processor has a logical-physical
  address translating unit.
  - --40. A computer system according to claim 39, wherein said processor has TLB.--

## REMARKS

The Applicants request entry of the foregoing amendment.

Respectfully submitted,

John R. Mattingly

Régistration No. 30,296

Attorney for Applicant(s)

MATTINGLY, STANGER & MALUR 1800 Diagonal Rd., Suite 370 Alexandria, Virginia 22314 (703) 684-1120

Date: February 5, 2002